Optimal and Efficient Buffer Insertion and Wire Sizing

John Lillis, Chung-Kuan Cheng
Dept. of Computer Science and Engineering
University of California, San Diego
La Jolla, CA 92039-0114

Ting-Ting Y. Lin
Dept. of Electrical and Computer Engineering

ABSTRACT
We present optimal solutions to the following problems: (1) post-layout buffer insertion, (2) wire-sizing and (3) simultaneous buffer insertion and wire-sizing. We optimize a practical objective function: required arrival time. To the best of our knowledge, this work represents the first sub-exponential algorithms for these problems. In experiments, we observe substantial improvements over the results of [5] for buffer insertion, and up to 25% improvement in delay by wire-sizing.

1. INTRODUCTION
Two effective methods for timing optimization of VLSI and MCM systems are buffer insertion (e.g. [7, 5]) and wire-sizing [1, 2, 6]. In this paper we give algorithms solving these problems both simultaneously and separately.

1.1 Buffer Insertion
Two basic methods of buffer insertion have been studied: pre-layout insertion (e.g. [7]) and post-layout insertion (e.g. [5]).

In this paper, we attack the post-layout problem for the following reasons: (1) topological information can be utilized in timing analysis, (2) it does not impose an apriori topology on the net in the form of a buffer tree, and (3) optimal solutions are tractable in many practical situations (while the pre-layout problem is NP-hard [7]).

Previously, [5] established that substantial reductions in delay can be achieved by post-layout buffer insertion. They proposed a Dynamic Programming algorithm using the fact that maximum buffer fanout is often limited in practice to reduce the search space of the problem. While practical for small libraries and small fanout, the algorithm could not efficiently handle large fanout and libraries.

1.2 Wire Sizing
Technology trends have resulted in wire resistance contributing significantly to delay; hence the smallest width is not always optimal. Cong, Leung and Zhou [1, 2] proposed an $O(n^r)$ wire sizing algorithm for an $n$ segment tree with $r$ possible wire widths; their objective function is a linear combination of the sink delays. Later, in [6], Sapetnekar studied the more practical objective of minimizing maximum delay and showed that Cong’s $O(n^r)$ algorithm did not apply, leaving the enumerative $O(r^n)$ algorithm as the best upper bound.

1.3 Our Contributions
This paper presents two main contributions:

- The first sub-exponential algorithm for optimal post-layout buffer insertion; we later incorporate simultaneous, optimal wire-sizing.

- From our work on simultaneous wire-sizing, we derive, to the best of our knowledge, the first sub-exponential optimal wire-sizing algorithm.

Our algorithms run in polynomial time when all capacitive values in the problem instance are, or can be mapped to, polynomials bounded integers.

As such, our algorithms are pseudo-polynomial [4], but are of significant practical value since capacitive values tend to be approximate in nature and small variances in their values are not expected to affect the solution significantly; hence, any error associated with mapping to an integer domain should be tolerable or non-existent for a reasonably large integer domain. We note that, for wire-sizing, since routing is typically done on a grid, the possible capacitive values are discrete in nature since wire segments are multiples of a basic grid length; thus, our algorithm can be implemented such that no discretization is necessary and no error is possible.

We demonstrate the feasibility of our algorithms experimentally.

1.4 Notational Conventions
In this paper we use the following notation:

- $T_v$: routing tree rooted at node $v$.
- $l(v)$, $r(v)$: left and right children of node $v$.
- $p(v)$: parent of node $v$.
- $e_v$: edge from node $v$ to its parent.
- $c_e$: capacitance of edge $e$.
- $r_e$: resistance of edge $e$.
- $c_b$: input capacitance of buffer $b$.
- $r_b$, $r_g$: output resistance of buffer $b$ or gate $g$.
- $d_b$, $d_g$: intrinsic delay of buffer $b$ or gate $g$.
- $q_v$: required arrival time of sink node $v$.
- $\text{leaves}(T)$: set of leaves of tree $T$.

2. DELAY MODEL
Delay on a root-sink path is made of (1) wire delay and (2) delay through buffers and the driving gate.

We use the Elmore delay model [3] for wire delay. Letting $c(T_v)$ be the capacitance at node $v$, the Elmore delay of edge $e_v$ is
\[ r_{e_v} \left( \frac{c_{e_v}}{2} + c(T_v) \right). \]

The delay through a buffer or gate \( b \) at node \( v \) is determined by the parameters \( c(T_v) \), \( b \)'s intrinsic delay \( d_b \) and output resistance \( r_b \). The delay through the buffer is

\[
\text{buf.delay}(v, b) = d_b + r_b \cdot c(T_v).
\]

Note the key to buffer insertion is the decoupling effect of buffers on \( c(T_v) \). I.e., a buffer decouples the capacitance of its descendants from its ancestors.

Subsequently, we use \( \text{delay}(u, v) \) to indicate the total wire and buffer delay from \( u \) to \( v \) in a buffer tree.

3. PROBLEM FORMULATIONS

Given the above delay model, we define the Optimal Buffer Insertion Problem in the following.

We are given a binary routing tree \( T \) with driving gate \( g \) and buffer library \( B \) with the following parameters: resistance \( r_g \) and intrinsic delay \( d_b \) of driving gate \( g \), capacitance \( c_e \) and resistance \( r_e \) of each edge \( e \), input capacitance \( c_u \) and required time \( q_u \) of each sink \( u \), and, for each buffer \( b \in B \), intrinsic delay \( d_b \), output resistance \( r_b \) and input-capacitance \( c_b \).

Our objective function is a common generalization of minimization of maximum delay: maximization of required arrival time. The required arrival time at node \( v \), \( q(T_v) \) is the latest time at which the input(s) of \( v \) must be available for the required arrival times of all sinks to be met. Formally, \( q(T_v) \) is defined as:

\[
q(T_v) = \min_{v \in \text{leaves}(T_v)} \{ q_u - \text{delay}(v, u) \}.
\]

Given this framework, our goal is to solve the Optimal Buffer Insertion Problem (OBI): Given routing tree \( T \) and buffer library \( B \), assign each internal node of \( T \) a member of the set \( B \cup \{ \emptyset \} \) where \( \emptyset \) indicates “no buffer inserted” such that \( q(T) \) is maximized.

The Optimal Wire Sizing Problem is defined similarly: Given \( T \) and a set of wire widths \( W \), each width parameterized by a capacitance per unit length and resistance per unit length, select widths for each wire in \( T \) such that \( q(T) \), is maximized.

These methods can be combined for simultaneous optimization.

4 ALGORITHM CapDP

We now present a pseudo-polynomial time algorithm solving OBI. In the following we assume that all capacitive values are integers in the range \( 1 \leq c_{\text{max}} \leq \text{cmax} \) where \( \text{cmax} \) is the largest capacitive value and is polynomially bounded in the size of the net.

We have devised an algorithm, Capacitance-based Dynamic-Programming or CapDP, described in pseudo-code in Figure 1. The algorithm proceeds in bottom-up order. Key to the algorithm is the set \( C_v \): the set of all possible capacitive values that the sub-tree \( T_v \) can present to its parent over all possible buffer configurations (including \( c_{\text{en}} \)). Formally,

\[
C_v = \begin{cases}
\{ c_e + c_{\text{en}} \} & v \text{ a sink} \\
\{ c_i + c_r + c_{\text{en}} | c_i \in C_{\text{in}(v)}, c_r \in C_{\text{r}(v)} \} \cup \\
\{ c_b + c_{\text{en}} | b \in B \} & \text{otherwise}
\end{cases}
\]

The two sets of the union correspond to the case where no buffer is placed at \( v \) and the case where some buffer \( b \) is placed at \( v \) respectively.

For arbitrary capacitive values, \( |C_v| \) may grow exponentially in \( n \). However, since \( c_{\text{max}} \) is polynomially bounded, \( |C_v| = O(n \cdot c_{\text{max}}) \) and also is polynomial in size. This is clear since, regardless of buffer configuration, any wire, buffer etc. is affected by \( O(n) \) other objects and their capacitive values.

The algorithm CapDP constructs a matrix \( \text{OPT.Q} \) where \( \text{OPT.Q}(v, c) = q \), the optimal required arrival time at \( v \) when \( v \) presents load capacitance \( c \in C_v \) to its parent (including \( c_{\text{en}} \)). We compute this matrix inductively and obtain the optimal solution for the root by selecting the capacitive value maximizing the required arrival time.

We now outline the pseudo-code in Figure 1.

Lines 4-12 represent initial conditions and base cases for the algorithm: lines 4-9 indicate that the algorithm has not yet found feasible solutions for internal nodes, lines 9-12 define \( C_v \) for sinks \( v \).

Lines 13-32 represent the Dynamic-Programming portion of the algorithm. We examine all pairs of capacitive values \( c_i \) and \( c_r \) from \( v \)'s left and right children (line 16), to construct \( C_v \) (lines 23, 24) and compute \( \text{OPT.Q} \). When node \( v \) is not the root (lines 22-36), we construct a candidate solution from the optimal solutions of its children (based on \( c_i \) and \( c_r \)) for the no-buffer (lines 21-24) and buffer (lines 25-29) case and account for the delay of \( e_v \) and buffer delay if applicable. The candidate solutions are compared with the best solutions so far.

When \( v \) is the root (lines 17-21), we take into account the delay of the driving gate to compute the resulting required arrival time.

Not indicated in the pseudo-code is how to retrieve the optimal buffer configuration. This is done by maintaining, in addition to the required arrival time of the sub-problems, the following: (1) which
Algorithm: CapDP

1. Input: Routing Tree $T = (V, E)$, driving gate $g$,
   Buffer Library $B$
2. Output: Best achievable required time, $q_{\text{max}}(T)$
3. $q_{\text{max}}(T) = -\infty$
4. Foreach internal node $v$ and possible cap. $c$ { 
5.   $C_v = \emptyset$
6.   $OPT.(v, c) = -\infty$
7. } 
8. Foreach sink node $v \in V$ { 
9.   $C_v = \{c_v, c_v\}$
10. $OPT.(v, c_v) = q_v - delay(c_v)$
11. } 
12. Foreach internal node $v$ in bottom-up order{
13.   Foreach pair $c_i \in C(v)$ and $c_r \in C_r(v)$ { 
14.     If $(v = g)$ { /* Root Case */
15.       $q_i = OPT.(l(v), c_l) - \text{buf} \text{. delay}(v, g)$
16.       $q_r = OPT.(r(v), c_r) - \text{buf} \text{. delay}(v, g)$
17.       $q_{\text{max}}(T) = \max(q_{\text{max}}(T), \min(q_i, q_r))$
18.     } 
19.   Else { /* Internal Node Case */
20.     $c_l = c_i + c_r + c_v$ /* Total Cap */
21.     $C_v = C_v \cup \{c_l\}$
22.     $q_{\text{new}} = \min(OPT.(l(v), c_l), OPT.(r(v), c_r) - \text{delay}(c_v))$
23.     $OPT.(v, c_l) = \max(OPT.(v, c_l), q_{\text{new}})$
24.   } 
25.   Foreach buffer $b \in B$ { 
26.     $c_l = c_i$ 
27.     $q_{\text{new}} = \min(OPT.(l(v), c_l), OPT.(r(v), c_r) - \text{delay}(c_v))$
28.     $OPT.(v, c_l) = \max(OPT.(v, c_l), q_{\text{new}})$
29.   } 
30. } 
31. return $q_{\text{max}}(T)$

Figure 1: Pseudo-code for Algorithm CapDP

buffer was used (or none), and (2) the capacitive values presented by the left and right children resulting in the optimal solution. Given this, we can recursively construct the optimal tree.

We can show by induction the following:

Theorem 1: Algorithm CapDP correctly computes $OPT.(v, c)$ for $T$ and thus solves OBI.

4.1 Run-Time Analysis

We bound the run-time of CapDP in terms of the tree size $n$, the size of the buffer library $|B|$ and the largest capacitive value $c_{\text{max}}$. We know that, for all nodes $v$, $|C_v| = O(n \cdot c_{\text{max}})$. Thus, for each node, we perform $O(|B|(n \cdot c_{\text{max}})^2)$ work since we examine all pairings from $C_l(v)$ and $C_r(v)$ (note that this is a gross over-estimate of the typical case). This gives an overall run-time of

$$O(n \cdot |B|(n \cdot c_{\text{max}})^2) = O(n^3|B| \cdot c_{\text{max}}^2).$$

4.2 Implementation Details

One issue is how to handle capacitive values expressed in floating point. We deal with this by mapping capacitive values to an integer domain. In this process, we are essentially rounding the values. In our implementation, we can select the size of the integer domain upon which to map the values. Experiments have shown that relatively small domain sizes are sufficient for high quality solutions. No improvement in the solution was possible when the domain-size increased beyond a threshold - typically less than one hundred. Also, since the given values are, by nature, approximate, we do not expect much impact from the mapping in practice.

Another issue is dealing with the sparseness of matrix $OPT.Q$ with respect to capacitance $c$. This is addressed by storing the $OPT.Q$ in a hash table. Hence, we use storage proportional to the valid entries in the matrix, maintain fast access time, and have run-time typically much less than the upper-bound.

4.3 Algorithm Extension: Wire Sizing

We have generalized CapDP to simultaneously perform optimal wire sizing. For ease of presentation, we have omitted code for wire sizing in Figure 1. The extension, however, is relatively straightforward. We assume that there is a fixed set of discrete wire widths from which we may choose. We simply generalize the definition of $C_v$ to include the capacitive values associated with all possible widths of edge $e_v$ and compute the delay associated with that edge accordingly.

Remark: recall that the typical grid structure eliminates possible error as previously discussed.

4.4 Dealing With Inverters

Presumably the signal that reaches the sinks must be the signal that left the source, not its inverse. This is an issue since inverters are commonly used buffers. We deal with this by adding a third dimension to $OPT.Q$, I.e. $OPT.Q(v, c, p)$ is the optimal required time at $v$ when capacitance $c$ is presented to $v$'s parent and the polarity of the incoming signal is $p$. This maintains optimality rather than simplifying the problem by, for example, assuming each buffer is a pair of inverters. This only adds a constant factor to the run-time.

4. EXPERIMENTAL RESULTS

We implemented CapDP on a Sun SPARC 20 workstation under the C/UNIX environment. Routing trees were generated in the same manner as in [5] based on modern technology parameters.

Input capacitance of sink nodes were set to 0.01pF, wires at 1\micron width were assumed to have 0.1fF per \micron and .05\Omega per \micron, and the driving gate had an output resistance of 300\Omega.
Table 1: Buffer Library used in experiments

<table>
<thead>
<tr>
<th>Buf #</th>
<th>Intrinsic Delay (ps)</th>
<th>Load Cap (pF)</th>
<th>Output Res (Ω)</th>
<th>Inv</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>300.0</td>
<td>0.01</td>
<td>3170.0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>300.0</td>
<td>0.02</td>
<td>1580.0</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>300.0</td>
<td>0.04</td>
<td>792.0</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>300.0</td>
<td>0.08</td>
<td>396.0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>300.0</td>
<td>0.08</td>
<td>396.0</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>300.0</td>
<td>0.16</td>
<td>198.0</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>300.0</td>
<td>0.16</td>
<td>198.0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 2: DPABI vs. CapDP, |B| = 2, k=fanout

<table>
<thead>
<tr>
<th></th>
<th>delay[k]</th>
<th>cpu</th>
<th>delay</th>
<th>cpu</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>1621.8</td>
<td>0.1</td>
<td>1621</td>
<td>0.3</td>
</tr>
<tr>
<td>50</td>
<td>1829.9</td>
<td>0.04</td>
<td>1829</td>
<td>3.3</td>
</tr>
<tr>
<td>100</td>
<td>2007.6</td>
<td>0.5</td>
<td>2007</td>
<td>16.2</td>
</tr>
<tr>
<td>200</td>
<td>2424.8</td>
<td>24.1</td>
<td>2424</td>
<td>50.4</td>
</tr>
<tr>
<td>300</td>
<td>2760.11</td>
<td>5062</td>
<td>2760</td>
<td>102.3</td>
</tr>
</tbody>
</table>

Table 3: DPABI vs. CapDP, |B| = 7, k=fanout

<table>
<thead>
<tr>
<th></th>
<th>delay[k]</th>
<th>cpu</th>
<th>delay</th>
<th>cpu</th>
</tr>
</thead>
<tbody>
<tr>
<td>127</td>
<td>1</td>
<td>2</td>
<td>101</td>
<td>1.7</td>
</tr>
<tr>
<td>94.5</td>
<td>4</td>
<td>2.3</td>
<td>94.5</td>
<td>3.2</td>
</tr>
<tr>
<td>94.5</td>
<td>1</td>
<td>2.3</td>
<td>94.5</td>
<td>3.2</td>
</tr>
</tbody>
</table>

Table 4: Effect of Wire Sizing (n=15, Delay in ns)

5. CONCLUSIONS

We have described an algorithm, CapDP, which derives optimal solutions to the post-layout buffer insertion problem, the wire-sizing problem and to these problems simultaneously. CapDP represents, to the best of our knowledge, the first sub-exponential algorithm for these problems. The algorithm runs in pseudo-polynomial time and is efficient in practice. We have shown the efficiency and effectiveness of CapDP experimentally.

REFERENCES