

HW2 – Formal Memory Models

CS 554, Fall 2025

Due Sep. 5

1 Rules

1.1 SC, operational

$$\text{store} \frac{\sigma_i = (\text{store } \ell \ v; \sigma'_i)}{(\sigma_1 \parallel \dots \sigma_i \dots \parallel \sigma_n, m) \rightarrow (\sigma_1 \parallel \dots \sigma'_i \dots \parallel \sigma_n, m[\ell \mapsto v])}$$

$$\text{load} \frac{\sigma_i = (r = \text{load } \ell; \sigma'_i)}{(\sigma_1 \parallel \dots \sigma_i \dots \parallel \sigma_n, m) \xrightarrow{Rr\ m(\ell)} (\sigma_1 \parallel \dots \sigma'_i \dots \parallel \sigma_n, m)}$$

1.2 TSO, operational

$$\text{store} \frac{\sigma_i = (\text{store } \ell \ v; s'_i, b)}{(\sigma_1 \parallel \dots \sigma_i \dots \parallel \sigma_n, m) \rightarrow (\sigma_1 \parallel \dots (s'_i, W \ell \ v; b) \dots \parallel \sigma_n, m)}$$

$$\text{propagate} \frac{\sigma_i = (s_i, b; W \ell \ v)}{(\sigma_1 \parallel \dots \sigma_i \dots \parallel \sigma_n, m) \rightarrow (\sigma_1 \parallel \dots (s_i, b) \dots \parallel \sigma_n, m[\ell \mapsto v])}$$

$$\text{load-mem} \frac{\sigma_i = (r = \text{load } \ell; s'_i, b) \quad W \ell \notin b}{(\sigma_1 \parallel \dots \sigma_i \dots \parallel \sigma_n, m) \xrightarrow{Rr\ m(\ell)} (\sigma_1 \parallel \dots (s'_i, b) \dots \parallel \sigma_n, m)}$$

$$\text{load-buf} \frac{\sigma_i = (r = \text{load } \ell; s'_i, b) \quad \text{first } \ell \text{ in } b \text{ is } W \ell \ v}{(\sigma_1 \parallel \dots \sigma_i \dots \parallel \sigma_n, m) \xrightarrow{Rr\ v} (\sigma_1 \parallel \dots (s'_i, b) \dots \parallel \sigma_n, m)}$$

$$\text{fence} \frac{\sigma_i = (\text{fence}; s'_i, \cdot)}{(\sigma_1 \parallel \dots \sigma_i \dots \parallel \sigma_n, m) \rightarrow (\sigma_1 \parallel \dots (s'_i, \cdot) \dots \parallel \sigma_n, m)}$$

Note that \cdot means an empty list.

1.3 SC, axiomatic

1. Every operation within a thread is ordered by program order (**po**).
2. There is a total order (**to**) on all operations, consistent with **po**.
3. Each read $R \ell \ v$ has the same value as the immediately preceding write to ℓ in **to**.

(c) Draw an execution graph for the axiomatic SC model that justifies the outcome where $r1$ is 0 and $r2$ is 1.

(d) Draw an execution graph for the axiomatic TSO model that justifies the outcome where $r1$ is 0 and $r2$ is 1.

2. Suppose we changed the operational TSO model's load-mem rule to remove the requirement $W \ell \notin b$.

(a) Intuitively, how would this change the behavior of the machine?

(b) Write a concrete program where this change would be visible—i.e., one that can have an outcome under the changed model that isn't possible under the real TSO model.

3. Suppose we changed the axiomatic TSO model to remove the “no intervening write” condition and the fr edges, i.e., we changed rule 3 to simply “There is a partial read-from order (rf) that orders a write $W \ell v$ before any reads in other threads that read its value. Each read reads either the value of the immediately preceding write in the same thread, or the write it has an rf edge to.”

(a) Intuitively, how would this change the behavior of the model?

(b) Write a concrete program where this change would be visible—i.e., one that can have an outcome under the changed model that isn’t possible under the real TSO model.

(c) Can you think of a way to make the same change to the operational TSO model? Or, can you explain why it would be impossible to make such a change? (This will be very generously graded—just write out your thoughts.)